# S71NS-J

Stacked Multi-Chip Product (MCP) 110 nm CMOS 1.8 Volt-only Simultaneous Read/Write, Burst Mode Multiplexed Flash Memory with pSRAM



Data Sheet (Advance Information)

**Notice to Readers:** This document states the current technical specifications regarding the Spansion product(s) described herein. Each product described herein may be designated as Advance Information, Preliminary, or Full Production. See *Notice On Data Sheet Designations* for definitions.



### **Notice On Data Sheet Designations**

Spansion Inc. issues data sheets with Advance Information or Preliminary designations to advise readers of product information or intended specifications throughout the product life cycle, including development, qualification, initial production, and full production. In all cases, however, readers are encouraged to verify that they have the latest information before finalizing their design. The following descriptions of Spansion data sheet designations are presented here to highlight their presence and definitions.

#### Advance Information

The Advance Information designation indicates that Spansion Inc. is developing one or more specific products, but has not committed any design to production. Information presented in a document with this designation is likely to change, and in some cases, development on the product may discontinue. Spansion Inc. therefore places the following conditions upon Advance Information content:

"This document contains information on one or more products under development at Spansion Inc. The information is intended to help you evaluate this product. Do not design in this product without contacting the factory. Spansion Inc. reserves the right to change or discontinue work on this proposed product without notice."

#### Preliminary

The Preliminary designation indicates that the product development has progressed such that a commitment to production has taken place. This designation covers several aspects of the product life cycle, including product qualification, initial production, and the subsequent phases in the manufacturing process that occur before full production is achieved. Changes to the technical specifications presented in a Preliminary document should be expected while keeping these aspects of production under consideration. Spansion places the following conditions upon Preliminary content:

"This document states the current technical specifications regarding the Spansion product(s) described herein. The Preliminary status of this document indicates that product qualification has been completed, and that initial production has begun. Due to the phases of the manufacturing process that require maintaining efficiency and quality, this document may be revised by subsequent versions or modifications due to changes in technical specifications."

#### Combination

Some data sheets contain a combination of products with different designations (Advance Information, Preliminary, or Full Production). This type of document distinguishes these products and their designations wherever necessary, typically on the first page, the ordering information page, and pages with the DC Characteristics table and the AC Erase and Program table (in the table notes). The disclaimer on the first page refers the reader to the notice on this page.

#### Full Production (No Designation on Document)

When a product has been in production for a period of time such that no changes or only nominal changes are expected, the Preliminary designation is removed from the data sheet. Nominal changes may include those affecting the number of ordering part numbers available, such as the addition or deletion of a speed option, temperature range, package type, or V<sub>IO</sub> range. Changes may also include those needed to clarify a description or to correct a typographical error or incorrect specification. Spansion Inc. applies the following conditions to documents in this category:

"This document states the current technical specifications regarding the Spansion product(s) described herein. Spansion Inc. deems the products to have been in sufficient production volume such that subsequent versions of this document are not expected to change. However, typographical or specification corrections, or modifications to the valid combinations offered may occur."

Questions regarding these document designations may be directed to your local Spansion sales office.

# S71NS-J

### Stacked Multi-Chip Product (MCP) 110 nm CMOS 1.8 Volt-only Simultaneous Read/Write, Burst Mode Multiplexed Flash Memory with pSRAM



Data Sheet (Advance Information)

### Features

- Single 1.8 volt read, program and erase (1.7 to 1.95 V)
- Multiplexed Data and Address for reduced I/O count
  - A15-A0 multiplexed as DQ15-DQ0
  - Addresses are latched by AVD# control input when CE# low

#### Simultaneous Read/Write operation

- Data can be continuously read from one bank while executing erase/program functions in other bank
- Zero latency between read and write operations

#### Package

- 56-ball Very Thin FBGA

## **Product Selector Guide**

MCP	Flash	pSRAM	pSRAM Type	pSRAM Read	OPN
S71NS032JA0	S29NS032J	16 Mb	Mux pSRAM 2	Asynchronous only	S71NS032JA0BJWRT
S71NS032J80	S29NS032J	8 Mb	Mux pSRAM 1	Asynchronous only	S71NS032J80BJWRA

### **General Description**

The products covered by this document are listed in the table below

Document	Publication Identification Number
S29NS-J	S29NS-J_00
8 Mb Multiplexed pSRAM Type 1	muxpsram_06
16Mb Multiplexed pSRAM Type 2 (Asynchronous only)	muxpsram_05


Publication Number S71NS-J\_00

**Revision 03** 

This document contains information on one or more products under development at Spansion LLC. The information is intended to help you evaluate this product. Do not design in this product without contacting the factory. Spansion LLC reserves the right to change or discontinue work on this proposed product without notice.



# 1. MCP Block Diagram




#### Note:

A19 is shared for S71NS032JA0, but flash only for S71NS032J80.



## 2. Connection Diagram



МСР	Flash-only Address	Shared Address
S71NS032JA0	A20	A19:A16 ADQ15:ADQ0
S71NS032J80	A20-A19	A18:A16 ADQ15:ADQ0




# 3. Input/Output Descriptions

Signal	Description	Flash	RAM
R-UB#	pSRAM Upper Byte Control		х
R-LB#	pSRAM Lower Byte Control		х
A21–A16	Address Inputs	Х	х
ADQ15-ADQ0	Multiplexed Address/Data input/output	Х	х
R-CE#	pSRAM Chip Select Input		х
F-CE#	Flash Chip Enable Input. Asynchronous relative to CLK for the Burst mode.	Х	
OE#	Output Enable Input. Asynchronous relative to CLK for the Burst mode.	Х	х
WE#	Write Enable Input.	Х	х
V <sub>CC</sub>	Device Power Supply (1.7 V-1.95 V).	Х	х
V <sub>SS</sub>	Ground	Х	х
NC	No Connect; not connected internally	Х	х
RDY	Ready output; indicates the status of the Burst read. VOL= data invalid. WAIT# pin of pSRAM is shared with Flash RDY pin for synchronous pSRAM.	х	х
CLK	Clock input. The first rising edge of CLK in conjunction with AVD# low latches address input and activates burst mode operation. After the initial word is output, subsequent rising edges of CLK increment the internal address counter. CLK should remain low during asynchronous access. CLK is present on MuxpSRAM Type 3, but not on MuxpSRAM Type 2. As a result, it is a shared signal on S71NS064JA0, but a flash-only signal on S71NS032J.	х	х
AVD#	Address Valid input. Indicates to device that the valid address is present on the address inputs (address bits A15–A0 are multiplexed, address bits A22–A16 are address only). $V_{IL}$ = for asynchronous mode, indicates valid address; for burst mode, causes starting address to be latched on rising edge of CLK. $V_{IH}$ = device ignores address inputs		х
F-RST#	Hardware reset input. VIL= device resets and returns to reading array data	Х	
F-ACC	At 12 V, accelerates programming; automatically places device in unlock bypass mode. At V <sub>IL</sub> , disables program and erase functions. Should be at V <sub>IH</sub> for all other conditions.	х	
R-CRE	Command Register Enable of pSRAM		х
V <sub>CCQ</sub>	I/O Power Supply (1.7 V to 1.95 V)	Х	Х
V <sub>SSQ</sub>	I/O Ground	Х	х



## 4. Ordering Information

The order number (Valid Combination) is formed by the following:



DEVICE FAMILY

S71NS = Stacked Multi-Chip Product,

Simultaneous Read/Write, Burst Mode Flash Memory with Multiplexed I/O

1.8-Volt Operation, Top Boot Sectors, and  $\ensuremath{\mathsf{pSRAM}}$ 


#### Table 4.1 Valid Combinations

Base OPN	Density	Process Technology	pSRAM Density	Package Type	Temperature	Options	Packing Type
S71NS	032	J	80	BJ	w	RA	0, 2, 3
			A0			RT	



### 5. Physical Dimensions

### 5.1 NLB056—56-Ball Very Thin Fine Pitch Ball Grid Array (FBGA) 9.2 x 8.0 mm Package



PACKAGE	NLB 056					
JEDEC	N/A					
D x E	9.20 mm x 8.00 mm PACKAGE					
SYMBOL	MIN	NOM	MAX	NOTE		
A			1.20	PROFILE		
A1	0.20			BALL HEIGHT		
A2	0.85	0.97		BODY THICKNESS		
D	9.20 BSC.			BODY SIZE		
E	8.00 BSC.			BODY SIZE		
D1	4.50 BSC.			MATRIX FOOTPRINT		
E1	6.50 BSC.			MATRIX FOOTPRINT		
MD	10			MATRIX SIZE D DIRECTION		
ME	14			MATRIX SIZE E DIRECTION		
n		56		BALL COUNT		
Øb	0.25	0.30	0.35	BALL DIAMETER		
eE	0.50 BSC.			BALL PITCH		
eD	0.50 BSC			BALL PITCH		
SD / SE	0.25 BSC.			SOLDER BALL PLACEMENT		
	A2 - A13,B1 - B14 C1,C2,C5,C6,C9,C10,C13,C14 D1,D2,D13,D14,E1,E2,E13,E14,F1,F2,F13,F14 G1,G2,G13,G14,H1,H2,H5,H6,H9,H10,H13,H14 J1 - J14, K2 - K13			DEPOPULATED SOLDER BALLS		

#### NOTES:

- 1. DIMENSIONING AND TOLERANCING METHODS PER ASME Y14.5M-1994.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS.
- 3. BALL POSITION DESIGNATION PER JEP95, SECTION 4.3, SPP-010.
- e REPRESENTS THE SOLDER BALL GRID PITCH.
  SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D"
  - DIRECTION. SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION.
  - n IS THE NUMBER OF POPULTED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.
- 6 DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.
- SD AND SE ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW.

WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW SD OR SE = 0.000.

WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, SD OR SE =  $\fbox{0/2}$ 

- 8. "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS.
- A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK, METALLIZED MARK INDENTATION OR OTHER MEANS.
- 10. OUTLINE AND DIMENSIONS PER CUSTOMER REQUIREMENT.

3507\ 16-038.22 \ 7.14.5



### 6. Revision History

### 6.1 Revision 01 (March 2, 2006)

Initial release.

### 6.2 Revision 02 (April 21, 2006)

Added the S71NS032JA0 Updated the MCP Block Diagram Updated the Connection Diagram notes Updated the Input/Output Descriptions

### 6.3 Revision 03 (October 10, 2006)

Added the S71NS032J80 Removed the S71NS064JA0

#### Colophon

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for any use that includes fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for any use where chance of failure is intolerable (i.e., submersible repeater and artificial satellite). Please note that Spansion will not be liable to you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products. Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions. If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the US Export Administration Regulations or the applicable laws of any other country, the prior authorization by the respective government entity will be required for export of those products.

#### Trademarks and Notice

The contents of this document are subject to change without notice. This document may contain information on a Spansion product under development by Spansion. Spansion reserves the right to change or discontinue work on any product without notice. The information in this document is provided as is without warranty or guarantee of any kind as to its accuracy, completeness, operability, fitness for particular purpose, merchantability, non-infringement of third-party rights, or any other warranty, express, implied, or statutory. Spansion assumes no liability for any damages of any kind arising out of the use of the information in this document.

Copyright © 2006 Spansion Inc. All Rights Reserved. Spansion, the Spansion logo, MirrorBit, ORNAND, and combinations thereof are trademarks of Spansion Inc. Other names are for informational purposes only and may be trademarks of their respective owners.